Senior Verification Engineer

תיאור משרה

Responsibilities:
- Develop and execute verification plans for digital designs.
- Create and implement testbenches using SystemVerilog and UVM methodology.
- Perform functional verification, simulation, and formal verification to identify and resolve design issues.
- Collaborate with hardware, software, and firmware teams for comprehensive verification coverage.