לצערנו המשרה כבר לא בתוקף

Verification Engineer

3-4 שנים |
משרה מלאה
| 19/08/2021
תיאור משרה

A global high tech company in the field of satellite communication is looking for a Verification Engineer

Responsibilities:
Define and track detailed test plans for the different modules and top levels.
Implement scalable test benches including checkers, reference models, coverage groups in System Verilog.
Keep track of coverage metrics and bugs encountered and fixed.
Implement self-testing directed and random tests.
Ability to communicate clearly.

דרישות התפקיד

3 years experience of System Verilog OVM/UVM DV experience
BSc/ MSc in Electrical Engineering
Knowledge of Python, Perl, shell scripting
Knowledge with assertions (SVA) or others
Knowledge of digital FPGAs design flows
Familiar with Matlab language
Familiar with Linux
Familiar VCS and Synopsis